On board resources necessary to perform the mission tasks are very limited in nanosatellites. This paper proposes a real-time multi-processing system for the communication system between Ground Segment and IRECIN nano-satellite.
INTRODUCTION
This paper describes a proposed real-time multi-processing system for the communication task between Ground Segment (GS) and the IRECIN nano-satellite.
The first microprocessor is devoted to interface to the rice-transceiver subsystem decoding packet information and the second one is in charge to communicate with the others subsystems through I 2 C Bus. This multiprocessor system even handles the tasks of the microprocessor eventually damaged.
IRECIN SATELLITE ARCHITECTURE
The IRECIN nano-satellite is a prism constituted by sixteen external sides, 22 cm in width and 9.7 cm in height, weighting less than 1.5 kg and composed of 3 internal Aluminium plates.
The solar panels, made of silicon solar cells, are body mounted on all external faces. The power supply subsystem uses Lithium Ions batteries. Attitude is determined by two redundant three axis magnetometers and the solar panels data. Control is provided by an active magnetic control system (magnetic coils). The spacecraft is spin-stabilised with the spin-axis normal to the orbit. Omni antennas are distributed to increase communication capabilities during the mission.
Figure 1 IRECIN Satellite and Subsystems Block Diagram
The solar panels needed for power generation are also used as a sensing system for attitude determination, eliminating the need for sun sensor usually employed in spinning spacecraft attitude determination.
The satellite is composed of the following subsystems:
• Receiver-Transmitter-TNC (RX-TX). The channel bit rate for the data-link with the GS, is 9.6 Kbps.
• Power Control Unit (PU) including: the solar panels, the batteries (rechargeable NiMH) and the needed electronic to generate and to distribute the power supply (5 volt) to all subsystems.
• Main Microprocessors that handle all satellite activities communicate with the other subsystems through an I 2 C bus, turn off/on each of them to manage the power absorption, communicate to GS.
• Telemetry that gets all physical IRECIN's sensor values.
• Magnetometers/Magnetic coils added on board to measure the Earth magnetic field direction. •
TNC subcomponent •
Hardware interface • Tx-Rx ICS uses µC1 and µC2 to perform different functions. If one of the two micro-controllers fails, the other takes the control on the whole subsystem's operations, executing its properly functions and the ones of the previous failed micro-controller, using different algorithms.
When ICS properly works (blue arrows) the µC1 task is: to communicate with the other subsystems through I 2 C bus, to communicate with µC2 in order to inform it about new IRECIN subsystems requests and finally to receive from µC2 data coming from TNC. The µC2 task is to pack data in "packet", to transmit as well as to receive data to/from µC1 and TNC.
In case of a partial/total failure of one micro-controller (red and green arrow), ICS can still carry out its tasks correctly.
In order to control the functionality of the ICS the following procedure is adopted: µc1 interrogates periodically (every 500 ms) µC2. If µC2 doesn't answer, then µC1 resets µC2, waits for one period and then verifies again the correct operation of µC2. If µC2 doesn't work correctly then µC1 takes the control and switch to safety status. Whenever µC2 doesn't receive a new call from µC1 within 500ms, then µC2 executes a reset of µC1, waits for one period and then verifies again the correct operation of µC1. If µC1 doesn't work correctly then µC2 takes over control and go in "safety status" promptly notified to the Main µC. In normal operation status each µC executes one task composed by more functions. All functions run by the ICS, are implemented using two different algorithms, one more complex requiring more resources (memory, time, computational work load), the other less complex. Given the "function 1", F1 uses the complex algorithm to execute that function in a complex way, while f1 executes its simpler version. In the same way, there are two implementation of "function 2" (F2, f2). Assumed that, in the operative status, "function 1" (F1) is executed by µC1 and "function 2" (F2) by µC2, in safety status (only one µC is operative) µC1 (µC2) should be able to execute, besides the F1 (F2), also f2 (f1) (in case of low resources is foreseen the use of both f1 and f2 simplified algorithms).
